

WHAT IS CLAIMED IS

5

1. A semiconductor memory device,
comprising:

a memory cell;

10 a signal line on which a potential
responsive to data read from said memory cell
appears;

a potential detecting circuit which
outputs a detection signal in response to detecting
that the potential on said signal line exceeds a
15 predetermined potential; and

a sense amplifier which starts amplifying
the potential on said signal line in response to the
detection signal.

20

2. The semiconductor memory device as
claimed in claim 1, wherein said memory cell
25 includes two ferroelectric capacitors for storing
complementary data, and said signal line includes
two signal lines corresponding to said two
ferroelectric capacitors, and wherein said potential
detecting circuit includes two potential detecting
30 circuits provided for respective ones of said two
signal lines, and said sense amplifier starts
amplifying data on said two signal lines when either
one of said two potential detecting circuits outputs
the detection signal.

35

3. The semiconductor memory device as claimed in claim 1, further comprising:

5 a bit line on which a potential responsive to the data read from said memory cell appears; and
a pre-sense amplifier which amplifies the potential on said bit line for provision to said signal line.

10

4. The semiconductor memory device as claimed in claim 1, wherein said potential detecting
15 circuit is a Schmitt trigger circuit.

20 5. The semiconductor memory device as claimed in claim 4, wherein an input-and-output characteristic of said Schmitt trigger circuit with respect to an input positive transition is identical to an input-and-output characteristic of an inverter
25 that includes a Pch-MOS transistor and an Nch-MOS transistor connected in series.

30

6. The semiconductor memory device as claimed in claim 1, further comprising a delay circuit which delays the detection signal output from said potential detecting circuit for provision
35 to said sense amplifier.

7. A semiconductor memory device,
comprising:

5 a memory cell which includes two
ferroelectric capacitors for storing complementary
data;

two bit lines each connected to a
corresponding one of said two ferroelectric
10 capacitors through a transistor;

two pre-sense amplifiers each coupled to a
corresponding one of said two bit lines for
amplifying a potential;

two potential detecting circuits each
15 coupled to an output of a corresponding one of said
two pre-sense amplifiers to output a detection
signal in response to detecting that the output of
the corresponding one of said two pre-sense
amplifiers exceeds a predetermined potential; and

20 a sense amplifier coupled to outputs of
said two pre-sense amplifiers to start amplification
in response to the detection signal that is output
from either one of said two potential detecting
circuits.

25

8. The semiconductor memory device as
30 claimed in claim 7, wherein said potential detecting
circuit is a Schmitt trigger circuit.

35

9. The semiconductor memory device as
claimed in claim 8, wherein an input-and-output

characteristic of said Schmitt trigger circuit with
respect to an input positive transition is identical
to an input-and-output characteristic of an inverter
that includes a Pch-MOS transistor and an Nch-MOS
5 transistor connected in series.

10 10. The semiconductor memory device as
claimed in claim 7, further comprising a delay
circuit which delays the detection signal output
from said potential detecting circuit for provision
to said sense amplifier.

15